1. High-performance, E2CMOS 3.3-V & 5-V CPLD families2. Flexible architecture for rapid logic designs - Excellent First-Time-FitTM and refit feature - SpeedLocking performance for guaranteed fixed timing - Central, input and output switch matrices for 100% routability and 100% pin-out retention3. High speed - 7.5ns tPD Commercial and 10ns tPD Industrial - 111.1MHz fCNT4. 32 to 256 macrocells; 32 to 384 registers5. 44 to 256 pins in PLCC, PQFP, TQFP and BGA packages6. Flexible architecture for a wide range of design styles - D/T registers and latches - Synchronous or asynchronous mode - Dedicated input registers - Programmable polarity - Reset/ preset swapping