PDF ADS6608A4A-75 Download

Description

The ADS6608A4A, ADS6608A4A-75 are four-bank Synchronous DRAMs organized as 2,097,152 words x8 bitsx4 banks. Synchronous design allowsprecise cycle control with the use of system clock I/Otransactions are possible on everyclock cycle.

Range of operating frequencies, programmable burst length and programmable latencies allowthe
same device to be useful for a varietyof high bandwidth high performance memorysystem applications

Features 

1. JEDECstandard LVTTL3.3V power supply
2. MRS Cycle with address keyprograms
   - CAS Latency(2 & 3)
   - Burst Length (1,2,4,8,& full page)
  - Burst Type (sequential & Interleave)
3. 4 banks operation
4. All inputs are sampled at the positive edge of the system clock
5. Burst Read single write operation
6. Auto & Self refresh
7. 4096 refresh cycle
8. DQMformasking
9. Package:54-pins 400 mil TSOP-Type II