Posted       

Part Number : SN74SSQEC32882
Function : 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver
Maker : Texas Instruments

Pinouts :
SN74SSQEC32882 datasheet

Description :

The SN74SSQEC32882 implements different power saving mechanisms to reduce thermal power dissipation and to support system power down states. By disabling unused outputs the power consumption is further reduced.

The package is optimized to support high density DIMMs. By aligning input and output positions towards DIMM finger signal ordering and SDRAM ballout the device de-scrambles the DIMM traces allowing low cross talk design with low interconnect latency.

Edge controlled outputs reduce ringing and improve signal eye opening at the SDRAM inputs.


Datasheet PDF Download :
SN74SSQEC32882 pdf

Others datasheet of same file : EC32882S,SN74SSQEC32882,SN74SSQEC32882ZALR
2015/01/28 13:52 2015/01/28 13:52

This Blog provides Datasheets and information for electronic components and semiconductors