Posted       

Part Number : EPM7256SRI208-10
Function : Programmable logic , 256 macrocells, 16 logic array blocks, 164 I/O pins, 10ns
Maker : Altera Corporation

Pinouts :
EPM7256SRI208-10 datasheet

Description : High-performance, EEPROM-based programmable logic devices
(PLDs) based on second-generation MAX® architecture
■ 5.0-V in-system programmability (ISP) through the built-in
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in
MAX 7000S devices
– ISP circuitry compatible with IEEE Std. 1532
■ Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S
devices
■ Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S
devices with 128 or more macrocells
Datasheet PDF Download :
EPM7256SRI208-10 pdf

Others datasheet of same file : EPM7256AEFC256-10,EPM7256AEQC208-10,EPM7256SQC208-10,EPM7256SQC208-10F,EPM7256SQC208-15
2015/01/28 13:52 2015/01/28 13:52

This Blog provides Datasheets and information for electronic components and semiconductors